From the Publisher:
The definitive source for the DLX instruction set architecture introduced in John L. Hennessy and David A. Patterson's DLX is a selective amalgam of several sophisticated load/store architectures; it was developed to serve as a simple example of a pure RISC architecture and is invoked throughout Computer Architecture to demonstrate design principles. With its complete and up-to-date information on the details of DLX, this handbook is a valuable supplement for anyone studying from Computer Architecture , whether self-taught or as part of a class. It will also make an informative addition to the library of any computer systems designer or RISC aficionado.
Beginning with the origins and history of DLX, the opening section of the handbook covers the essential topics of registers, data formats, addressing, and interrupt handling. The second section provides a general description of the instruction set architecture, followed by the specifics of DLX instruction types, format notation, and operation notation. Appendices provide a quick reference to the instruction set and the latest available version of documentation for the DLXsim simulator.
Cited By
- Kuhne U, Beyer S and Pichler C Generating an Efficient Instruction Set Simulator from a Complete Property Suite Proceedings of the 2009 IEEE/IFIP International Symposium on Rapid System Prototyping, (109-115)
- Corno F, Sanchez E, Reorda M and Squillero G (2019). Code Generation for Functional Validation of Pipelined Microprocessors, Journal of Electronic Testing: Theory and Applications, 20:3, (269-278), Online publication date: 1-Jun-2004.
Pearson M, Armstrong D and McGregor T Using custom hardware and simulation to support computer systems teaching Proceedings of the 2002 workshop on Computer architecture education: Held in conjunction with the 29th International Symposium on Computer Architecture, (5-es)- Kreahling W and Norris C Profile assisted register allocation Proceedings of the 2000 ACM symposium on Applied computing - Volume 2, (774-781)
- Houzet D and Mzoughi A Computer architecture development courses in Toulouse Universities Proceedings of the 1999 workshop on Computer architecture education, (9-es)
Recommendations
Block-aware instruction set architecture
Instruction delivery is a critical component for wide-issue, high-frequency processors since its bandwidth and accuracy place an upper limit on performance. The processor front-end accuracy and bandwidth are limited by instruction-cache misses, ...
Automatic custom instruction identification for application-specific instruction set processors
The application-specific instruction set processors (ASIPs) have received more and more attention in recent years. ASIPs make trade-offs between flexibility and performance by extending the base instruction set of a general-purpose processor with custom ...
Increasing the instruction fetch rate via block-structured instruction set architectures
MICRO 29: Proceedings of the 29th annual ACM/IEEE international symposium on MicroarchitectureTo exploit larger amounts of instruction level parallelism, processors are being built with wider issue widths and larger numbers of functional units. Instruction fetch rate must also be increased in order to effectively exploit the performance ...